|
Title
|
|
|
|
A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (Turbo-) CODEC
| |
|
Author
|
|
|
|
| |
|
Language
|
|
|
|
English
| |
|
Source (journal)
|
|
|
|
IEEE international solid-state circuits conference / Institute of Electrical and Electronics Engineers. International Solid-state Circuits Conference [New York] - New York, N.Y.
| |
|
|
|
|
|
TECHNICAL PAPERS
| |
|
Source (book)
|
|
|
|
IEEE International Solid-State Circuits Conference, FEB 09-13, 2003, SAN FRANCISCO, CA
| |
|
Publication
|
|
|
|
New York, N.Y.
:
2003
| |
|
ISBN
|
|
|
|
0-7803-7707-9
| |
|
Volume/pages
|
|
|
|
46
(2003)
, p. 152-+
| |
|
ISI
|
|
|
|
000185583300059
| |
|