Title
Dynamic substrate resistance snapback triggering of ESD protection devices Dynamic substrate resistance snapback triggering of ESD protection devices
Author
Publication type
conferenceObject
Publication
Subject
Physics
Source (journal)
41st annual proceedings: international reliability physics symposium
Source (book)
41st Annual IEEE International Reliability Physics Symposium, MAR 30-APR 04, 2003, DALLAS, TX
Volume/pages
(2003) , p. 256-260
ISBN
0-7803-7649-8
ISI
000182322300043
Carrier
E
Target language
English (eng)
Affiliation
University of Antwerp
Abstract
This paper describes a novel approach to design self-triggered ESD protection structures. It consists in adding a reverse biased p-n junction in the path of the current, flowing into the base of the ESD activated parasitic BJT device. As a result, the base resistance of the parasitic BJT is increased, which in turn leads to faster and more uniform snapback triggering. The ESD threshold levels for the investigated structures designed in the new approach are found to increase. MEDICI simulations, in combination with TLP and EMMI characterization are performed to study the structure operation.
E-info
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000182322300043&DestLinkType=RelatedRecords&DestApp=ALL_WOS&UsrCustomerID=ef845e08c439e550330acc77c7d2d848
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000182322300043&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=ef845e08c439e550330acc77c7d2d848
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000182322300043&DestLinkType=CitingArticles&DestApp=ALL_WOS&UsrCustomerID=ef845e08c439e550330acc77c7d2d848
Handle